IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

RESPONSE UNDER F **EXPEDITED HANDLING PROCEDURES**

In re Patent Application of

C/A.U.

Attv JAR-829-618

C#

2826

Dkt.

Date: September 18, 2007

M#

YONEMARU

Serial No. 10/720,764

Filed: November 25, 2003 Examiner: DICKEY, T.

Title:

SEMICONDUCTOR INTEGRATED LOGIC CIRCUIT INCLUDING TWO PMOS

TRANSISTORS CONNECTED IN SERIES AND TWO NMOS TRANSISTORS CONNECTED

IN SERIES

Mail Stop AF

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

RESPONSE/AMENDMENT/LETTER

This is a response/amendment/letter in the above-identified application and includes an attachment which is hereby incorporated by reference and the signature below serves as the signature to the attachment in the absence of any other signature thereon.

☐ Correspondence Address Indication Form Attached.

Fees are attached as calculated below:

Total effective claims after amendment 22 minus highest number x \$50.00 \$0.00 (1202)/\$0.00 (2202) \$ previously paid for (at least 20) =23

Independent claims after amendment 2 minus highest number

previously paid for x \$200.00 \$0.00 (1201)/\$0.00 (2201) \$ (at least 3) =

If proper multiple dependent claims now added for first time, (ignore improper); add

\$360.00 (1203)/\$180.00 (2203) \$

Petition is hereby made to extend the current due date so as to cover the filing date of this

paper and attachment(s)

One Month Extension \$120.00 (1251)/\$60.00 (2251)

Two Month Extensions \$450.00 (1252)/\$225.00 (2252) Three Month Extensions \$1020.00 (1253/\$510.00 (2253)

Four Month Extensions \$1590.00 (1254/\$795.00 (2254)

Five Month Extensions \$2160.00 (1255/\$1080.00 (2255) \$

\$130.00 (1814)/\$65.00 (2814) \$ Terminal disclaimer enclosed, add

☐ Statement filed herewith Applicant claims "small entity" status.

Rule 56 Information Disclosure Statement Filing Fee \$180.00 (1806) 0.00 \$

\$40.00 (8021) \$ 0.00 Assignment Recording Fee

\$ 0.00 Other:

> **TOTAL FEE \$** 0.00

CREDIT CARD PAYMENT FORM ATTACHED.

The Commissioner is hereby authorized to charge any deficiency, or credit any overpayment, in the fee(s) filed, or asserted to be filed, or which should have been filed herewith (or with any paper hereafter filed in this application by this firm) to our Account No. 14-1140. A duplicate copy of this sheet is attached.

901 North Glebe Road, 11th Floor Arlington, Virginia 22203-1808 Telephone: (703) 816-4000

Facsimile: (703) 816-4100

JAR:caj

NIXON & VANDERHYE P.C.

By Atty: Joseph A. Bhoa, Reg. No. 37,515

Signature:



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of

YONEMARU Atty. Ref.: 829-618; Confirmation No. 3114

Appl. No. 10/720,764 TC/A.U. 2826

Filed: November 25, 2003 Examiner: DICKEY, T.

For: SEMICONDUCTOR INTEGRATED LOGIC CIRCUIT INCLUDING TWO PMOS

TRANSISTORS CONNECTED IN SERIES AND TWO NMOS TRANSISTORS

CONNECTED IN SERIES

September 18, 2007

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

RESPONSE AFTER FINAL

Responsive to the Official Action dated June 22, 2007, please amend the above-identified application as follows: